

**OV7648 Color CMOS VGA (640 x 480) CAMERACHIP™
 OV7148 B&W CMOS VGA (640 x 480) CAMERACHIP™**

General Description

The OV7648 (color) and OV7148 (black and white) CAMERACHIPS™ are low voltage CMOS image sensors that provide the full functionality of a single-chip VGA (640 x 480) camera and image processor in a small footprint package. The OV7648/OV7148 provides full-frame, sub-sampled or windowed 8-bit images in a wide range of formats, controlled through OmniVision's Serial Camera Control Bus (SCCB) interface.

This product family has an image array capable of operating at up to 30 frames per second (fps) with complete user control over image quality, formatting and output data transfer. All required image processing functions, including exposure control, gamma, white balance, color saturation, hue control and more, are also programmable through the SCCB interface. In addition, OmniVision CAMERACHIPS use proprietary sensor technology to improve image quality by reducing or eliminating common lighting/electrical sources of image contamination such as fixed pattern noise, smearing, blooming, etc. to produce a clean, fully stable color image.

Features

- High sensitivity for low-light operation
- 2.5V operating voltage for embedded portable applications
- Standard Serial Camera Control Bus (SCCB) interface
- VGA, QVGA (sub-sampled) and Windowed outputs with Raw RGB, RGB (GRB 4:2:2), YUV (4:2:2) and YCbCr (4:2:2) formats
- Automatic image control functions including: Automatic Exposure Control (AEC), Automatic Gain Control (AGC), Automatic White Balance (AWB), Automatic Brightness Control (ABC), Automatic Band Filter (ABF) for 60Hz noise and Automatic Black-Level Calibration (ABLC)
- Image quality controls including color saturation, hue, gamma, sharpness (edge enhancement), anti-blooming and zero smearing

Ordering Information

Product	Package
OV7648 (Color)	CSP-22
OV7148 (B&W)	CSP-22


Applications

- Cellular Phones
- Picture Phones
- Toys
- PC Multimedia

Key Specifications

	Array Size	640 x 480 (VGA)
Power Supply	Core	2.5VDC \pm 10%
	Analog	2.5VDC \pm 4%
	I/O	2.25V to 3.3V
Power Requirements	Active	40 mW (30 fps, including I/O power)
	Standby	30 μ W
Temperature Range	Operation	-10°C to 70°C
	Stable Image	0°C to 50°C
	Output Formats (8-bit)	<ul style="list-style-type: none"> • YUV/YCbCr 4:2:2 • RGB 4:2:2 • Raw RGB Data
	Lens Size	1/4"
Maximum Image Transfer Rate	VGA	30 fps
	QVGA	60 fps
Sensitivity	B&W	2.20 V/Lux-sec
	Color	1.12 V/Lux-sec
	S/N Ratio	46 dB
	Dynamic Range	62 dB
	Scan Mode	Progressive/Interlaced
	Maximum Exposure Interval	523 x t _{ROW}
	Gamma Correction	0.45
	Pixel Size	5.6 μ m x 5.6 μ m
	Dark Current	30 mV/s
	Well Capacity	60 Ke
	Fixed Pattern Noise	< 0.03% of V _{PEAK-TO-PEAK}
	Image Area	3.6 mm x 2.7 mm
	Package Dimensions	4930 μ m x 4760 μ m

Figure 1 OV7648/OV7148 Pin Diagram



Functional Description

Figure 2 shows the functional block diagram of the OV7648/OV7148 image sensor. The OV7648/OV7148 includes:

- Image Sensor Array (640 x 480 resolution)
- Timing Generator
- Analog Processing Block
- A/D Converters
- Output Formatter
- Digital Video Port
- SCCB Interface

Figure 2 OV7648/OV7148 Functional Block Diagram





Image Sensor Array

The OV7648/OV7148 CAMERACHIPS has an active image array size of 640 columns x 480 rows (307,200 pixels). However, the full array contains 652 columns and 486 rows, with the extra 6 rows used for black-level calibration ("Optical Black") and color interpolation information. [Figure 3](#) shows a cross-section of the image sensor array.

Figure 3 Image Sensor Array Cross-Section



Timing Generator

In general, the timing generator controls these functions:

- Array control and frame generation (VGA and QVGA outputs)
- Internal timing signal generation and distribution
- Frame rate timing
- Automatic Exposure Control (AEC)
- External timing outputs (VSYNC, HREF and PCLK)

Analog Processing Block

This block performs all analog image functions including:

- Automatic Gain Control (AGC)
- Automatic White Balance (AWB)
- Image quality controls including:
 - Color saturation
 - Hue
 - Gamma
 - Sharpness (edge enhancement)
 - Anti-blooming
 - Zero smearing

A/D Converters

After the Analog Processing Block, the color channel data signal is fed to two 8-bit Analog-to-Digital (A/D) converters via the multiplexers, one for the Y/G channel and one shared by the CbCr/BR channels. These A/D converters operate at speeds up to 12MHz, and are fully synchronous to the pixel rate (Actual conversion rate is related to the frame rate).

In addition to the A/D conversion, this block also has the following functions:

- Digital Black-Level Calibration (BLC)
- Optional U/V channel delay
- Additional A/D range controls

In general, the combination of the A/D Range Multiplier and A/D Range Control sets the A/D range and maximum value to allow the user to adjust the final image brightness as a function of the individual application.

Output Formatter

This block controls all output and data formatting required prior to sending the image out.

Digital Video Port

These two bits increase I_{OL} / I_{OH} drive current and can be adjusted as a function of the customer's loading:

SCCB Interface

The Serial Camera Control Bus (SCCB) interface controls the CAMERACHIP operation. Refer to [OmniVision Technologies Serial Camera Control Bus \(SCCB\) Specification](#) for detailed usage of the serial control port.

Pin Description

Table 1 Pin Description

Pin Number	Name	Pin Type	Function/Description
01	AGND	Power	Analog ground
02	AVDD	Power	Analog power supply (+2.5 VDC)
03	PWDN	Function (default = 0)	Power Down Mode Selection 0: Normal mode 1: Power down mode
04	VREF2	V _{REF}	Internal voltage reference (2.3V). Connect to ground through 1 μ F capacitor
05	DVDD	Power	Power supply (+2.5 VDC) for digital output drive
06	VSYNC	Output	Vertical sync output
07	HREF	Output	HREF output
08	PCLK	Output	Pixel clock output
09	DOVDD	Power	Digital power supply (+2.5 to 3.3VDC)
10	XCLK1	Input	Crystal clock input
11	RESET	Function (default = 0)	Clears all registers and resets them to their default values.
12	DGND	Power	Digital ground
13	Y7	Output	YUV video component output bit[7]
14	Y6	Output	YUV video component output bit[6]
15	Y5	Output	YUV video component output bit[5]
16	Y4	Output	YUV video component output bit[4]
17	Y3	Output	YUV video component output bit[3]
18	Y2	Output	YUV video component output bit[2]
19	Y1	Output	YUV video component output bit[1]
20	Y0	Output	YUV video component output bit[0]
21	SIO_C	Input	SCCB serial interface clock input
22	SIO_D	I/O	SCCB serial interface data I/O

Electrical Characteristics

Table 2 Absolute Maximum Ratings

Ambient Storage Temperature		-40°C to +125°C
Supply Voltages (with respect to Ground)	V_{DD-A}	3V
	V_{DD-C}	3V
	V_{DD-IO}	4V
All Input/Output Voltages (with respect to Ground)		-0.3V to $V_{DD_IO}+1V$
Lead Temperature, Surface-mount process		+230°C
ESD Rating, Human Body model		2000V

NOTE: Exceeding the Absolute Maximum ratings shown above invalidates all AC and DC electrical specifications and may result in permanent device damage.

Table 3 DC Characteristics ($0^{\circ}\text{C} < T_A < 70^{\circ}\text{C}$)

Symbol	Parameter	Condition	Min	Typ	Max	Unit
V_{DD-A}	DC supply voltage – Analog	—	2.40	2.5	2.60	V
V_{DD-C}	DC supply voltage – Core	—	2.25	2.5	2.75	V
V_{DD-IO}	DC supply voltage – I/O	—	2.25	—	3.3	V
I_{DDA}	Active (Operating) Current	See Note ^a		15		mA
$I_{DDS-SCCB}$	Standby Current			1		mA
$I_{DDS-PWDN}$	Standby Current	See Note ^b		10		μA
V_{IH}	Input voltage HIGH		$0.7 \times V_{DD-IO}$			V
V_{IL}	Input voltage LOW				$0.3 \times V_{DD-IO}$	V
V_{OH}	Output voltage HIGH	CMOS (I_{OH} / I_{OL})	$0.9 \times V_{DD-IO}$			V
V_{OL}	Output voltage LOW				$0.1 \times V_{DD-IO}$	V
I_{OH}	Output current HIGH	See Note ^c	8			mA
I_{OL}	Output current LOW		15			mA
I_L	Input/Output Leakage	GND to V_{DD-IO}			± 1	μA

a. $V_{DD-A} = V_{DD-C} = 2.5V$, $V_{DD-IO} = 3.0V$

$I_{DDA} = \sum\{I_{DD-IO} + I_{DD-C} + I_{DD-A}\}$, $f_{CLK} = 24\text{MHz}$ at 30 fps, no I/O loading

b. $V_{DD-A} = V_{DD-C} = 2.5V$, $V_{DD-IO} = 3.0V$

$I_{DDS-SCCB}$ refers to a SCCB-initiated Standby, while $I_{DDS-PWDN}$ refers to a PWDN pin-initiated Standby

c. Standard Output Loading = 25pF, 1.2KΩ to 3V

Table 4 Functional and AC Characteristics ($0^{\circ}\text{C} < T_A < 70^{\circ}\text{C}$)

Symbol	Parameter	Min	Typ	Max	Unit
Functional Characteristics					
	A/D Differential Non-Linearity		$\pm 1/2$		LSB
	A/D Integral Non-Linearity		± 1		LSB
	AGC Range			21	dB
	Red/Blue Adjustment Range			12	dB
Inputs (PWDN, CLK, RESET)					
f_{CLK}	Input Clock Frequency	10	24	27	MHz
t_{CLK}	Input Clock Period	100	42	37	ns
$t_{\text{CLK:DC}}$	Clock Duty Cycle	45	50	55	%
$t_{\text{S:RESET}}$	Setting time after software/hardware reset			1	ms
$t_{\text{S:REG}}$	Settling time for register change (10 frames required)			300	ms
SCCB (SIO_C and SIO_D - see Figure 4)					
$f_{\text{SIO_C}}$	Clock Frequency			400	KHz
t_{LOW}	Clock Low Period	1.3			μs
t_{HIGH}	Clock High Period	600			ns
t_{AA}	SIO_C low to Data Out valid	100		900	ns
t_{BUF}	Bus free time before new START	1.3			μs
$t_{\text{HD:STA}}$	START condition Hold time	600			ns
$t_{\text{SU:STA}}$	START condition Setup time	600			ns
$t_{\text{HD:DAT}}$	Data-in Hold time	0			μs
$t_{\text{SU:DAT}}$	Data-in Setup time	100			ns
$t_{\text{SU:STO}}$	STOP condition Setup time	600			ns
$t_{\text{R}}, t_{\text{F}}$	SCCB Rise/Fall times			300	ns
t_{DH}	Data-out Hold time	50			ns
Outputs (VSYNC, HREF, PCLK, and Y[7:0] - see Figure 5, Figure 6, and Figure 7)					
t_{PDV}	PCLK[↓] to Data-out Valid			5	ns
t_{SU}	Y[7:0] Setup time	15			ns
t_{HD}	Y[7:0] Hold time	8			ns
t_{PHH}	PCLK[↓] to HREF[↑]	0		5	ns
t_{PHL}	PCLK[↓] to HREF[↓]	0		5	ns
AC Conditions:	<ul style="list-style-type: none"> V_{DD}: $V_{\text{DD-A}} = V_{\text{DD-C}} = 2.5\text{V}$, $V_{\text{DD-IO}} = 3.3\text{V}$ Rise/Fall Times: I/O: 5ns, Maximum SCCB: 300ns, Maximum Input Capacitance: 10pf Output Loading: 25pF, 1.2KΩ to 3V f_{CLK}: 24MHz 				

Timing Specifications

Figure 4 SCCB Timing Diagram




Figure 5 Row Output Timing Diagram








Figure 6 VGA Frame Timing Diagram**Figure 7** QVGA Frame Timing Diagram

Note: As the RGB, YUV and YCbCr formats use the Bayer pattern for interpolation, the first row transferred out on the Y[7:0] bus will be invalid, as there is no row above Row #1 to provide the 'pair data' required. Because of this, the OV7648 does not enable the HREF signal during the first row read (shown above in the 'invalid data' zone).

Figure 8 RGB 565 Output Timing Diagram**Figure 9** RGB 555 Output Timing Diagram

Register Set

Table 5 provides a list and description of the Device Control registers contained in the OV7648/OV7148. For all register Enable/Disable bits, ENABLE=1 and DISABLE=0. The device slave addresses for the OV7648/OV7148 are 42 for write and 43 for read.

Table 5 SCCB Register List

Address (Hex)	Register Name	Default (Hex)	R/W	Description
00	GAIN	00	RW	AGC – Gain control gain setting • Range: [00] to [FF]
01	BLUE	80	RW	AWB – Blue channel gain setting • Range: [00] to [FF] <i>Note: This function is not available on the B&W OV7148.</i>
02	RED	80	RW	AWB – Red channel gain setting • Range: [00] to [FF] <i>Note: This function is not available on the B&W OV7148.</i>
03	SAT	84	RW	Image Format – Color saturation value Bit[7:4]: Saturation value • Range: [0] to [F] Bit[3:0]: Reserved <i>Note: This function is not available on the B&W OV7148.</i>
04	HUE	34	RW	Image Format – Color hue control Bit[7:6]: Reserved Bit[5]: Hue Enable Bit[4:0]: Hue setting <i>Note: This function is not available on the B&W OV7148.</i>
05	CWF	3E	RW	AWB – Red/Blue Pre-Amplifier gain setting Bit[7:4]: Red channel pre-amplifier gain setting • Range: [0] to [F] Bit[3:0]: Blue channel pre-amplifier gain setting • Range: [0] to [F] <i>Note: This function is not available on the B&W OV7148.</i>
06	BRT	80	RW	ABC – Brightness setting • Range: [00] to [FF]
07-09	RSVD	XX	–	Reserved
0A	PID	76	R	Product ID number (Read only)
0B	VER	48	R	Product version number (Read only)
0C-0F	RSVD	XX	–	Reserved
10	AECH	41	RW	Exposure Value

Table 5 SCCB Register List


Address (Hex)	Register Name	Default (Hex)	R/W	Description
11	CLKRC	00	RW	<p>Data Format and Internal Clock</p> <p>Bit[7:6]: Data Format – HSYNC/VSYNC Polarity</p> <ul style="list-style-type: none"> 00: HSYNC = NEG VSYNC = POS 01: HSYNC = NEG VSYNC = NEG 10: HSYNC = POS VSYNC = POS 11: HSYNC = POS VSYNC = POS  <p>Bit[5:0]: Internal Clock Pre-Scalar • Range: [0 0000] to [F FFFF]</p>
12	COMA	14	RW	<p>Common Control A</p> <p>Bit[7]: SCCB – Register Reset 0: No change 1: Reset all registers to default values</p> <p>Bit[6]: Output Format – Mirror Image Enable</p> <p>Bit[5]: Reserved</p> <p>Bit[4]: Data Format – YUV formatting 0: U Y V Y U Y V Y 1: Y U Y V Y U Y V</p> <p>Bit[3]: Output Format – Output Channel Select A 0: YUV/YCbCr 1: RGB/Raw RGB</p> <p>Bit[2]: AWB – Enable</p> <p>Bit[1:0]: Reserved</p> <p><i>Note: This function is not available on the B&W OV7148.</i></p>
13	COMB	A3	RW	<p>Common Control B</p> <p>Bit[7:5]: Reserved</p> <p>Bit[4]: Data Format – ITU-656 Format Enable</p> <p>Bit[3]: Reserved</p> <p>Bit[2]: SCCB – Tri-State Enable – Y[7:0]</p> <p>Bit[1]: AGC – Enable</p> <p>Bit[0]: AEC – Enable</p>

Table 5 SCCB Register List


Address (Hex)	Register Name	Default (Hex)	R/W	Description
14	COMC	04	RW	<p>Common Control C</p> <p>Bit[7:6]: Reserved</p> <p>Bit[5]: Output Format – Resolution 0: VGA (640x480) 1: QVGA (320x240)</p> <p>Bit[4]: Reserved</p> <p>Bit[3]: Data Format – HREF Polarity 0: HREF Positive 1: HREF Negative</p>  <p>Bit[2:0]: Reserved</p>
15	COMD	00	RW	<p>Common Control D</p> <p>Bit[7]: Data Format – Output Flag Bit Disable 0: Frame = 254 data bits (00/FF = Reserved flag bits) 1: Frame = 256 data bits</p> <p>Bit[6]: Data Format – Y[7:0]-PCLK Reference Edge 0: Y[7:0] data out on PCLK falling edge 1: Y[7:0] data out on PCLK rising edge</p> <p>Bit[5:1]: Reserved</p> <p>Bit[0]: Data Format – UV Sequence Exchange 0: V Y U Y V Y U Y 1: U Y V Y U Y V Y</p> <p><i>Note: Bit[0] is not programmable on the B&W OV7148.</i></p>
16	RSVD	XX	–	Reserved
17	HSTART	1A	RW	Output Format – Horizontal Frame (HREF Column) Start
18	HSTOP	BA	RW	Output Format – Horizontal Frame (HREF Column) Stop
19	VSTRT	03	RW	Output Format – Vertical Frame (Row) Start
1A	VSTOP	F3	RW	Output Format – Vertical Frame (Row) Stop
1B	PSHFT	00	RW	<p>Data Format – Pixel Delay Select (Delays timing of the Y[7:0] data relative to HREF in pixel units)</p> <ul style="list-style-type: none"> Range: [00] (No delay) to [FF] (256 pixel delay)
1C	MIDH	7F	R	Manufacturer ID Byte – High (Read only = 0x7F)
1D	MIDL	A2	R	Manufacturer ID Byte – Low (Read only = 0xA2)
1E	RSVD	XX	–	Reserved

Table 5 SCCB Register List

Address (Hex)	Register Name	Default (Hex)	R/W	Description
1F	FACT	01	RW	<p>Output Format – Format Control</p> <p>Bit[7:5]: Reserved</p> <p>Bit[4]: Output Format – RGB:565 Enable <i>Note: Bit[4] is not programmable on the B&W OV7148.</i></p> <p>Bit[3]: Reserved</p> <p>Bit[2]: Output Format – RGB:555 Enable <i>Note: Bit[2] is not programmable on the B&W OV7148.</i></p> <p>Bit[1:0]: Reserved</p>
20	COME	C0	RW	<p>Common Control E</p> <p>Bit[7]: Reserved</p> <p>Bit[6]: AEC – Digital Averaging Enable</p> <p>Bit[5]: Reserved</p> <p>Bit[4]: Image Quality – Edge Enhancement Enable</p> <p>Bit[3:1]: Reserved</p> <p>Bit[0]: Y[7:0] 2X I_{OL} / I_{OH} Enable</p>
21-23	RSVD	XX	–	Reserved
24	AEW	10	RW	AGC/AEC – Stable Operating Region – Upper Limit
25	AEB	8A	RW	AGC/AEC – Stable Operating Region – Lower Limit
26	COMF	A2	RW	<p>Common Control F</p> <p>Bit[7:3]: Reserved</p> <p>Bit[2]: Data Format – Output Data MSB/LSB Swap Enable (LSB → MSB (Y[7]) and MSB → LSB (Y[0]))</p> <p>Bit[1:0]: Reserved</p>
27	COMG	E2	RW	<p>Common Control G</p> <p>Bit[7:5]: Reserved</p> <p>Bit[4]: Color Matrix – RGB Crosstalk Compensation Enable (Used to increase each color filter's efficiency) <i>Note: Bit[4] is not programmable on the B&W OV7148.</i></p> <p>Bit[3:2]: Reserved</p> <p>Bit[1]: Data Format – Output Full Range Enable</p> <p>0: Output Range = [10] to [F0] (224 bits)</p> <p>1: Output Range = [01] to [FE] (254/256 bits)</p> <p>Bit[0]: Reserved</p>
28	COMH	20	RW	<p>Common Control H</p> <p>Bit[7]: Output Format – RGB Output Select</p> <p>0: RGB</p> <p>1: Raw RGB</p> <p>Bit[6]: Device Select</p> <p>0: OV7640</p> <p>1: OV7148</p> <p>Bit[5]: Output Format – Scan Select</p> <p>0: Interlaced</p> <p>1: Progressive</p> <p>Bit[4:0]: Reserved</p>

Table 5 SCCB Register List

Address (Hex)	Register Name	Default (Hex)	R/W	Description
29	COMI	00	R	Common Control I Bit[7:2]: Reserved Bit[1:0]: Device Version (Read-only)
2A	FRARH	00	RW	Output Format – Frame Rate Adjust High Bit[7]: Data Format – Frame Rate Adjust Enable Bit[6:5]: Data Format – Frame Rate Adjust Setting MSB FRA[9:0] = MSB + LSB = FRARH[6:5] + FRARL[7:0] Bit[4]: A/D – UV Channel '2 Pixel Delay' Enable <i>Note: Bit[4] is not programmable on the B&W OV7148.</i> Bit[3:0]: Reserved
2B	FRARL	00	RW	Data Format – Frame Rate Adjust Setting LSB FRA[9:0] = MSB + LSB = FRARH[6:5] + FRARL[7:0]
2C	RSVD	XX	–	Reserved
2D	COMJ	81	RW	Common Control J Bit[7:3]: Reserved Bit[2]: AEC – Band Filter Enable Bit[1:0]: Reserved
2E-5F	RSVD	XX	–	Reserved
60	SPCB	06	RW	Signal Process Control B Bit[7]: AGC – 1.5x Multiplier (Pre-amplifier) Enable Bit[6:0]: Reserved
61-6B	RSVD	XX	–	Reserved
6C	RMCO	11	RW	Color Matrix – RGB Crosstalk Compensation – R Channel <i>Note: This function is not available on the B&W OV7148.</i>
6D	GMCO	01	RW	Color Matrix – RGB Crosstalk Compensation – G Channel <i>Note: This function is not available on the B&W OV7148.</i>
6E	BMCO	06	RW	Color Matrix – RGB Crosstalk Compensation – B Channel <i>Note: This function is not available on the B&W OV7148.</i>
6F-70	RSVD	XX	–	Reserved
71	COML	00	RW	Common Mode Control L Bit[7]: Reserved Bit[6]: Data Format – PCLK output gated by HREF Enable Bit[5]: Data Format – Output HSYNC on HREF Pin Enable Bit[4]: Reserved Bit[3:2]: Data Format – HSYNC Rising Edge Delay MSB Bit[1:0]: Data Format – HSYNC Falling Edge Delay MSB
72	HSDYR	10	RW	Data Format – HSYNC Rising Edge Delay LSB HSYNCR[9:0] = MSB + LSB = COML[3:2] + HSDYR[7:0] • Range 000 to 762 pixel delays

Table 5 SCCB Register List

Address (Hex)	Register Name	Default (Hex)	R/W	Description
73	HSDYF	50	RW	<p>Data Format – HSYNC Falling Edge Delay LSB</p> <p>HSYNCF[9:0] = MSB + LSB = COML[1:0] + HSDYF[7:0]</p> <ul style="list-style-type: none"> Range 000 to 762 pixel delays
74	COMM	20	RW	<p>Common Mode Control M</p> <p>Bit[7]: Reserved</p> <p>Bit[6:5]: AGC – Maximum Gain Select</p> <ul style="list-style-type: none"> 00: +6 dB 01: +12 dB 10: +6 dB 11: +18 dB <p>Bit[4:0]: Reserved</p>
75	COMN	02	RW	<p>Common Mode Control N</p> <p>Bit[7]: Output Format – Vertical Flip Enable</p> <p>Bit[6:0]: Reserved</p>
76	COMO	00	RW	<p>Common Mode Control O</p> <p>Bit[7:6]: Reserved</p> <p>Bit[5]: Standby Mode Enable</p> <p>Bit[4:3]: Reserved</p> <p>Bit[2]: SCCB – Tri-State Enable – VSYNC, HREF and PCLK</p> <p>Bit[1:0]: Reserved</p>
77-7D	RSVD	XX	–	Reserved
7E	AVGY	00	RW	<p>AEC – Digital Y/G Channel Average</p> <p>(Automatically updated by AGC/AEC, user can only read the values)</p>
7F	AVGR	00	RW	<p>AEC – Digital R/V Channel Average</p> <p>(Automatically updated by AGC/AEC, user can only read the values)</p> <p><i>Note: This function is not available on the B&W OV7148.</i></p>
80	AVGB	00	RW	<p>AEC – Digital B/U Channel Average</p> <p>(Automatically updated by AGC/AEC, user can only read the values)</p> <p><i>Note: This function is not available on the B&W OV7148.</i></p>
NOTE: All other registers are factory-reserved. Please contact OmniVision Technologies for reference register settings.				

Package Specifications

The OV7648/OV7148 uses a 22-ball Chip Scale Package (CSP). Refer to [Figure 10](#) for package information, [Table 6](#) for package dimensions and [Figure 11](#) for the array center on the chip.

Figure 10 OV7648/OV7148 Package Specifications





Table 6 OV7648/OV7148 Package Dimensions

Parameter	Symbol	Minimum	Nominal	Maximum	Unit
Package Body Dimension X	A	4905	4930	4955	μm
Package Body Dimension Y	B	4735	4760	4785	μm
Package Height	C	760	820	880	μm
Package Body Thickness	C2	605	640	675	μm
Ball Height	C1	150	180	210	μm
Ball Diameter	D	320	350	380	μm
Total Pin Count	N		22		
Pin Count X-axis	N1		5		μm
Pin Count Y-axis	N2		5		μm
Pins Pitch X-axis	J1		800		μm
Pins Pitch Y-axis	J2		800		μm
Edge-to-Pin Center Distance Analog X	S1	840	865	890	μm
Edge-to-Pin Center Distance Analog Y	S2	755	780	805	μm

Sensor Array Center


Figure 11 OV7648/OV7148 Sensor Array Center



Note: Due to the lens inversion, in order for the image to be right-side up, the OV7648/OV7148 must be mounted Pin 1 down.

IR Reflow Ramp Rate Requirements

Figure 12 IR Reflow Ramp Rate Requirements



Environmental Specifications

Table 7 OV7648/OV7148 Reliability Test Results

Parameter	Test Condition
Temperature/Humidity	85°C/85% Relative Humidity, 1000 hrs. ^a
Temperature Cycling (Air-to-Air)	-25°C / +125°C, 72 cycles/day, 1000 cycles ^a
Highly Accelerated Stress Test (HAST)	110°C / 85% Relative Humidity, 168 hrs. ^a
High Temperature Storage (HTS)	150°C, 1000 hrs. ^a
High Temperature Static Bias (HTSB)	125°C, 1000 hrs. ^a

a. Pre-Condition (Moisture Level II): 125°C, 24h → 85°C/60% RH/168h → IR Reflow 235°C, 10 sec, 3 cycles

Note:

- All information shown herein is current as of the revision and publication date. Please refer to the OmniVision web site (<http://www.ovt.com>) to obtain the current versions of all documentation.
- OmniVision Technologies, Inc. reserves the right to make changes to their products or to discontinue any product or service without further notice (It is advisable to obtain current product documentation prior to placing orders).
- Reproduction of information in OmniVision product documentation and specifications is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations and notices. In such cases, OmniVision is not responsible or liable for any information reproduced.
- This document is provided with no warranties whatsoever, including any warranty of merchantability, non-infringement, fitness for any particular purpose, or any warranty otherwise arising out of any proposal, specification or sample. Furthermore, OmniVision Technologies Inc. disclaims all liability, including liability for infringement of any proprietary rights, relating to use of information in this document. No license, expressed or implied, by estoppels or otherwise, to any intellectual property rights is granted herein.
- 'OmniVision', 'CameraChip' are trademarks of OmniVision Technologies, Inc. All other trade, product or service names referenced in this release may be trademarks or registered trademarks of their respective holders. Third-party brands, names, and trademarks are the property of their respective owners.

For further information, please feel free to contact OmniVision at info@ovt.com.

OmniVision Technologies, Inc.
Sunnyvale, CA USA
(408) 733-3030

Preliminary